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ABSTRACT
This project is focused on fabricating a self containing
15 bit PMOS static RAM using 10pm minimum
geometries. The basic structure was designed
previously but changes had to be made to the CIF
files which contained the circuit layout. Diffusion
runs were added to allow for connections between
inputs /outputs and pads. Alignment marks were
also added. MANN files were generated, from which
reticles, and finally, the masks were made. The
process used to fabricate the SRAM was modelled on
SUPREM. SPICE was used to determine the
threshold voltage and read/write time. The circuit
was then fabricated and tested.
INTRODUCTI ON
One of the most important VLSI products is the memory chip.
Memory circuits form an essential part of any digital system.
Among memory chips, the random access memory (RAM) has
the highest component density per chip. The more favorable
characteristics of RAMs are storage capacity, cost per bit,
physical size, power consumption, reliability, access time, and
cycle time. Static memories have a higher cost per bit than
dynamic memories, but are favored for small memory systems
because they require a minimum of controls1. An array of
storage cells, each holding 1 bit of data, are used to store digital
data in a semiconductor memory. The storage cells are
oc&
flip-flop~ which consist of two c scouPled inverteT5
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In a RAM device, information can be put into and taken out of a
memory, and any of its address locations can be accessed in any
desired sequence with similar access time to each location. This
is known as r ,4vnte memOrY. A RAM consist of memorY
cells, an address decoder, a memory register1 and a readwrite
control. Storage cells in a RAM can be fabricated with either
bipolar or MOS devices. MOS technology uses fewer masking
cycles with higher compOnent d sity and will therefor be
employed.
For a PMOS procesS the number of photDlith0g~~≠~ masking
cycles is four. The first mask is used to define the source/dram




silicon wafers (7—l2ohm—crn). If the doping is tc~ light problems
may arise due to source-drain punch through. The second
masking cycle is used to remove the field oxide from the channel,
and a thin high density oxide layer is grown to e as the
di lectric isolating the gate. The thickness of the gate oxide is
proportional to the transistor’s threshold voltage. A low threshold
voltage will result in short transition times and faster circuits.
Therefore, the gate oxide thickness was targeted for 5ooA.
Transition times and threshold voltages were predicted with the
device modeling program SPICE. Mask number three defines the
contact cuts to the source/drain regions, oxide etch, and
aluminum deposition. The fourth and final mask is used to
define the metal traces. The run sheet used for processing is
shown in Appendix 1.
EXPERIMENT
The basic computer layout of the sixteen bit static design
was started by John Schaller2 using an RIT produced program
call ICE (Integr ted Circuit Editor). This was the starting point
of this project. After examining the layout design for errors,
alignment keys and input/output pad drivers are added to allow
for ing on an automatic probe station, (see figure 2). The
ICE file was then used to pr uce a MANN file which contains the
information required to expose the reticles with the MANN
pattern generator. The reticles were used to create the masks
needed for fabrication.
The times and tempertures of the lxrorL predeposit and drive-in
steps were computed using a process simulation program called
SUPREM, (see appendix 2). SUPREM simulates the
admensionai changes occurring in a device structure along a
~r~ndicular to the surface of the silicon wafer. Th
jy~forrnatiOfl provided by the program consists of the various
layers of materials in the structure, the distribution of impurities
within those layers, and th sheet resistivity of the diffused
regions. The fabrication process followed the modeling of the
structure with SPICE and SUPP..EM.
RESULTS & DISCUSSION





Some of the problems ncountered stem from the lack of a second
level metal process. Because of the original design, the only
way to route the inputs and outputs to pads was to run diffusion
lines under the rrLetal that isolated them. Diffusion runners
represent a high resistive path arid the result is slower device
I
operation. The present design should be changed in that respect.
The processing was not fully completed because of an error in the
oxide mask. The alignment key was not visable because box
defining an antiregion was covering it. An attempt was made to
align the mask with unfavorable results. However, some useful
processing information was obtained. Using the groove & stain
technique the source and drain junction depths were found to be
approximately 2. 3pm after all the temperture steps. This was
close to the predicted value of 2. O5~im calculated by SUPREM.
The oxide growths were also compared to SUPREM obtained
values. SPICE was run under conditions of variability in
processing, (see Appendix 3). The threshold voltage was 2.56
volts for a sooA gate oxide thickness and a 2. O5pm junction
depth. A variation in gate oxide thickness of +/-20% results in a
threshold voltage between 2. 3v and 3. Ov as predicted by SPICE.
For the same variation, the transistion time changed by +/— ins.
CONCLUSION
A SRAM was designed, the mask set created, and initial
fabrication performed. Results show that the layout needs some
changes. The oxide mask is faulty and a new one required for
further processing.
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